



# **SMART NIC BoF**

# BoF Session at SC '21 (Nov. '21) by

## Hari Subramoni

The Ohio State University

E-mail: <a href="mailto:subramon@cse.ohio-state.edu">subramon@cse.ohio-state.edu</a>

https://web.cse.ohio-state.edu/~subramoni.1/



https://twitter.com/mvapich



## Outline

- Experience with SmartNICs
- Applications of SmartNICs
- Programming Models and Tools
- Architecture and Hardware

# **Proposed Offload Framework for SMART NICs**

- Non-blocking collective operations are offloaded to a set of "worker processes"
- BlueField is set to separated host mode
- Worker processes are spawned to the ARM cores of BlueField
- Once the application calls a collective, host processes prepare a set of metadata and provide it to the Worker processes
- Using these metadata, worker processes can access host memory through RDMA
- Worker processes progress the collective on behalf of the host processes
- Once message exchanges are completed, worker processes notify the host processes about the completion of the non-blocking operation

# **Proposed Non-blocking Collective Designs**

- Worker process performs RDMA Read to receive the data chunk from host main memory
- Once data is available in the ARM memory, worker process performs RDMA Write to the remote host memory



# **Overview of the MVAPICH2 Project**

- High Performance open-source MPI Library
- Support for multiple interconnects
  - InfiniBand, Omni-Path, Ethernet/iWARP, RDMA over Converged Ethernet (RoCE), and AWS EFA
- Support for multiple platforms
  - x86, OpenPOWER, ARM, Xeon-Phi, GPGPUs (NVIDIA and AMD)
- Started in 2001, first open-source version demonstrated at SC '02
- Supports the latest MPI-3.1 standard  $\bullet$
- http://mvapich.cse.ohio-state.edu  $\bullet$
- Additional optimized versions for different systems/environments:
  - MVAPICH2-X (Advanced MPI + PGAS), since 2011 \_
  - MVAPICH2-GDR with support for NVIDIA GPGPUs, since 2014 \_
  - MVAPICH2-MIC with support for Intel Xeon-Phi, since 2014 \_
  - MVAPICH2-Virt with virtualization support, since 2015 \_
  - MVAPICH2-EA with support for Energy-Awareness, since 2015 \_
  - MVAPICH2-Azure for Azure HPC IB instances, since 2019 \_
  - MVAPICH2-X-AWS for AWS HPC+EFA instances, since 2019 \_
- Tools:
  - OSU MPI Micro-Benchmarks (OMB), since 2003 \_
  - OSU InfiniBand Network Analysis and Monitoring (INAM), since 2015



- Used by more than 3,200 organizations in 89 countries More than 1.52 Million downloads from the OSU site
- directly
- Empowering many TOP500 clusters (Nov. '21 ranking)
  - 4<sup>th</sup>, 10,649,600-core (Sunway TaihuLight) at NSC, Wuxi, China \_
  - 13<sup>th</sup>, 448, 448 cores (Frontera) at TACC —
  - 26<sup>th</sup>, 288,288 cores (Lassen) at LLNL —
  - 38<sup>th</sup>, 570,020 cores (Nurion) in South Korea and many others \_
- Partner in the 13<sup>th</sup> ranked TACC Frontera system
- Empowering Top500 systems for more than 16 years

#### **Network Based Computing Laboratory**



- Available with software stacks of many vendors and Linux
- Distros (RedHat, SuSE, OpenHPC, and Spack)

# **Enhancing MVAPICH2 Software Architecture with DPU**

High Performance Parallel Programming	
Message Passing Interface	PGAS
(MPI)	(UPC, OpenSHMEM, CAF, UPC++)



## Models

## Hybrid --- MPI + X (MPI + PGAS + OpenMP/Cilk)

# **Experimental Setup for Performance Evaluation**

- HPC Advisory Council High-Performance Computing Center Cluster has 32 compute-node with Broadwell series of Xeon dualsocket, 16-core processors operating at 2.60 GHz with 128 GB RAM NVIDIA BlueField-2 adapters are equipped with 8 ARM cores

  - operating at 2.0 GHz with 16 GB RAM
- Based on the MVAPICH2-DPU MPI library
- OSU Micro Benchmark for nonblocking Alltoall and P3DFFT Application

# **OSU Micro benchmark ialltoall**

- osu ialltoall benchmark metrics
  - Pure communication time
    - Latency t is measured by calling MPI lalltoall followed by MPI Wait
  - Total execution time
    - Total T = MPI\_lalltoall + synthetic compute + MPI\_Wait
  - Overlap
    - Benchmark creates a synthetic computation block that takes t microsecond to finish. Before starting compute, MPI lalltoall is called and after that MPI Wait. Overlap is calculated based on total execution time and compute time.
  - Part of the standard OSU Micro-Benchmark

# **Overlap of Communication and Computation with** osu\_lalltoall (32 nodes)



32 Nodes, 16 PPN

Delivers peak overlap

#### **Network Based Computing Laboratory**

#### SMART NIC BoF (SC'21)

Message Size

# **Pure Communication Latency with osu\_ialltoall (32 nodes)**



32 Nodes, 16 PPN

32 Nodes, 32 PPN

# **Total Execution Time with osu\_ialltoall (32 nodes)**



32 Nodes, 16 PPN

## Benefits in Total execution time (Compute + Communication)

**Network Based Computing Laboratory** 

SMART NIC BoF (SC'21)

# **P3DFFT Application Execution Time (16 nodes)**



16 Nodes, 16 PPN

#### **Network Based Computing Laboratory**

#### SMART NIC BoF (SC'21)



# **P3DFFT Application Execution Time (32 nodes)**



32 Nodes, 16 PPN

**Benefits in application-level** execution time

#### **Network Based Computing Laboratory**

#### SMART NIC BoF (SC'21)



# **Total Execution Time with osu\_iallgather (16 nodes)**



16 Nodes, 1 PPN

## Total Execution Time with osu lallgather (16 nodes)

#### **Network Based Computing Laboratory**

16 Nodes, 16 PPN

# **Total Execution Time with osu\_ibcast (16 nodes)**



16 Nodes, 16 PPN

## Total Execution Time with osu Ibcast (16 nodes)

#### **Network Based Computing Laboratory**

16 Nodes, 32 PPN

# **Benefits of SMART NICs to DL Applications**



Offload achieves 13.9% speedup on average on 1-16 nodes

Offload achieves 9.3% speedup on average on 16 nodes

- Everything or Based on the capabilities?
- Offloading compute (as things stand now) bad idea!
- What is best suited to the capability of the DPU orchestration of communincation and I/O
  - Offload Data Augmentation (O-DA)
  - Offload Model Validation (O-MV)

A. Jain, N. Alnaasan, A. Shafi, H. Subramoni, D. Panda, "Accelerating CPU-based Distributed DNN Training on Modern HPC Clusters using BlueField-2 DPUs", HotI28

**Network Based Computing Laboratory** 

SMART NIC BoF (SC'21)



## Offload achieves 10.2% speedup on average on 16 nodes

## **Packet Processing Engines or General-Purpose Accelerator**

- SMART NICs can be used as both PPEs or GPAs
  - Examples of PPEs
    - Hardware Tag Matching to perform rendezvous offload
    - Streaming reduction
  - Examples of GPAs
    - Enhanced Data Type Processing
    - Offloading complex collective communication patterns

1

17

# **Requirements for Next-Generation MPI Libraries**

- Message Passing Interface (MPI) libraries are used for HPC and AI applications
- Requirements for a high-performance and scalable MPI library:
  - Low latency communication
  - High bandwidth communication
  - Minimum contention for host CPU resources to progress non-blocking collectives
  - High overlap of computation with communication
- CPU based non-blocking communication progress can lead to sub-par performance as the main application has less CPU resources for useful application-level computation

**Network Based Computing Laboratory** 

# **Can MPI Functions be Offloaded?**

- The area of network offloading of MPI primitives is still nascent and cannot be used as a universal solution
- State-of-the-art BlueField DPUs bring more compute power into the network
- Can we exploit additional compute capabilities of modern BlueField DPUs into existing MPI middleware to extract
  - Peak pure communication performance
  - **Overlap of communication and computation**

For dense non-blocking collective communications?

# **Programming Models and Tools**

- We have not used any specialized tools to  $\bullet$ utilize SMART NICs
- We see a clear need for a standardized interface
  - OpenSNAPI
- Currently SMART NICs appear as separate hosts to user level libraries
- Can next-gen SMART NICs be enhanced to provide direct access to host memory
  - Allow to initiate transfers on behalf of the host from host memory



