

# Latest Advances in MVAPICH2 MPI Library for NVIDIA GPU Clusters with InfiniBand

Presented at GTC '15



# Presented by

Dhabaleswar K. (DK) Panda The Ohio State University E-mail: panda@cse.ohio-state.edu

http://www.cse.ohio-state.edu/~panda

Khaled Hamidouche The Ohio State University E-mail: hamidouc@cse.ohio-state.edu http://www.cse.ohio-state.edu/~hamidouc

# High-End Computing (HEC): Petaflop to Petaflop





Lists

E Sum E #1 E #500



MVAPICH







Multi-core Processors

High Performance Interconnects - InfiniBand <1usec latency, >100Gbps Bandwidth

Multi-core processors are ubiquitous

InfiniBand very popular in HPC clusters



Accelerators / Coprocessors high compute density, high performance/watt >1 TFlop DP on a chip

Tianhe – 1A

Accelerators/Coprocessors becoming common in high-end systems

Pushing the envelope for Exascale computing

Titan



Tianhe – 2



# 225 IB Clusters (45%) in the November 2014 Top500 list (http://www.top500.org) Installations in the Top 50 (21 systems):

519,640 cores (Stampede) at TACC (7 <sup>th</sup> )	73,584 cores (Spirit) at USA/Air Force (31 <sup>st</sup> )
72,800 cores Cray CS-Storm in US (10 <sup>th</sup> )	77,184 cores (Curie thin nodes) at France/CEA (33 <sup>rd</sup> )
160,768 cores (Pleiades) at NASA/Ames (11 <sup>th</sup> )	65,320-cores, iDataPlex DX360M4 at Germany/Max-Planck (34 <sup>th</sup> )
72,000 cores (HPC2) in Italy (12 <sup>th</sup> )	120, 640 cores (Nebulae) at China/NSCS (35 <sup>th</sup> )
147,456 cores (Super MUC) in Germany (14 <sup>th</sup> )	72,288 cores (Yellowstone) at NCAR (36 <sup>th</sup> )
76,032 cores (Tsubame 2.5) at Japan/GSIC (15 <sup>th</sup> )	70,560 cores (Helios) at Japan/IFERC (38 <sup>th</sup> )
194,616 cores (Cascade) at PNNL (18 <sup>th</sup> )	38,880 cores (Cartesisu) at Netherlands/SURFsara (45 <sup>th</sup> )
110,400 cores (Pangea) at France/Total (20 <sup>th</sup> )	23,040 cores (QB-2) at LONI/US (46 <sup>th</sup> )
37,120 cores T-Platform A-Class at Russia/MSU (22 <sup>nd</sup> )	138,368 cores (Tera-100) at France/CEA (47 <sup>th</sup> )
50,544 cores Occigen at France/GENCI-CINES (26 <sup>th</sup> )	and many more!

### Parallel Programming Models Overview





Programming models provide abstract machine models

Models can be mapped on different types of systems

e.g. Distributed Shared Memory (DSM), MPI within a node, etc.



- High Performance open-source MPI Library for InfiniBand, 10Gig/iWARP and RDMA over Converged Enhanced Ethernet (RoCE)
  - MVAPICH (MPI-1) , MVAPICH2 (MPI-2.2 and MPI-3.0), Available since 2002
  - MVAPICH2-X (MPI + PGAS), Available since 2012
  - Support for NVIDIA GPUs, Available since 2011
  - Used by more than 2,350 organizations (HPC Centers, Industry and Universities) in 75 countries
  - More than 241,000 downloads from OSU site directly
  - Empowering many TOP500 clusters (Nov '14 ranking)
    - 7th ranked 519,640-core cluster (Stampede) at TACC
    - •11th ranked 160,768-core cluster (Pleiades) at NASA
    - •15th ranked 76,032-core cluster (Tsubame 2.5) at Tokyo Institute of Technology and many others
  - Available with software stacks of many IB, HSE and server vendors including Linux Distros (RedHat and SuSE)
  - http://mvapich.cse.ohio-state.edu





- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection)
- MPI and OpenACC
- Conclusions

# **Optimizing MPI Data Movement on GPU Clusters**

• Connected as PCIe devices – Flexibility but Complexity 🥌 Memory buffers



1. Intra-GPU 2. Intra-Socket GPU-GPU 3. Inter-Socket GPU-GPU 4. Inter-Node GPU-GPU 5. Intra-Socket GPU-Host 6. Inter-Socket GPU-Host 7. Inter-Node GPU-Host 8. Inter-Node GPU-GPU with IB adapter on remote socket and more . . .

**GTC** '15

- For each path different schemes: Shared\_mem, IPC, GPUDirect RDMA, pipeline ...
- Critical for runtimes to optimize data movement while hiding the complexity

**ΛVAPICH** 

- Many systems today want to use systems that have both GPUs and high-speed networks such as InfiniBand
- Problem: Lack of a common memory registration mechanism
  - Each device has to pin the host memory it will use
  - Many operating systems do not allow multiple devices to register the same memory pages
- Previous solution:
  - Use different buffers for each device and copy data



GTC '15

# Naïve implementation with standard MPI and CUDA

# At Sender:

cudaMemcpy(sbuf, sdev, . . .); MPI\_Send(sbuf, size, . . .);

# At Receiver:

MPI\_Recv(rbuf, size, . . .);
cudaMemcpy(rdev, rbuf, . . .);

High Productivity and Poor Performance



GTC '15

GTC '15 🔗 MVAPICH

Pipelining at user level with non-blocking MPI and CUDA interfaces Code at Sender side (and repeated at Receiver side)

### At Sender:

```
for (j = 0; j < pipeline_len; j++)
cudaMemcpyAsync(sbuf + j * blk, sdev + j *
            blksz,...);
for (j = 0; j < pipeline_len; j++) {
            while (result != cudaSucess) {
                result = cudaStreamQuery(...);
                if(j > 0) MPI_Test(...);
                }
            MPI_Isend(sbuf + j * block_sz, blksz ...);
            }
            MPI_Waitall();
```

CPU **PCle** NIC GPL Switch

User-level copying may not match with internal MPI design High Performance and Poor Productivity

- GTC '15 MVAPICH
- Support GPU to GPU communication through standard MPI interfaces
  - -e.g. enable MPI\_Send, MPI\_Recv from/to GPU memory
- Provide high performance without exposing low level details to the programmer
  - Pipelined data transfer which automatically provides optimizations inside MPI library without user tuning
- A new Design incorporated in MVAPICH2 to support this functionality





- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection) MPI and OpenACC
- Conclusions

- Collaboration between Mellanox and NVIDIA to converge on one memory registration technique
- Both devices register a common host buffer
- GPU copies data to this buffer, and the network adapter can directly read from this buffer (or vice-versa)





**GTC** '15

**IVAPICH** 

- MVAPICH2-GPU: standard MPI interfaces used
- Takes advantage of Unified Virtual Addressing (>= CUDA 4.0)
- Overlaps data movement from GPU
- with RDMA transfers

MPI\_Send(s\_device, size, ...);

At Receiver:

At Sender:

MPI\_Recv(r\_device, size, ...);

• High Performance and High Productivity



GTC '15





- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection)
- MPI and OpenACC
- Conclusions

- Network adapter can directly read/ write data from/to GPU device memory
- Avoids copies through the host
- Fastest possible communication between GPU and IB HCA
- Allows for better asynchronous communication
- OFED with GDR support is under development by Mellanox and NVIDIA



GTC '15

# GPU-Direct RDMA (GDR) with CUDA

- MVAPICH2 design extended to use GPUDirect RDMA
- Hybrid design using GPU-Direct RDMA
  - GPUDirect RDMA and Host-based pipelining
  - Alleviates P2P bandwidth bottlenecks on SandyBridge and IvyBridge
  - Support for communication using multi-rail
  - Support for Mellanox Connect-IB and ConnectX VPI adapters
  - Support for RoCE with Mellanox ConnectX VPI adapters



GTC '15

### SNB E5-2670

P2P write: 5.2 GB/s P2P read: < 1.0 GB/s IVB E5-2680V2

P2P write: 6.4 GB/s

P2P read: 3.5 GB/s

20

**ΛVAPICH** 

- MVAPICH2-2.1a with GDR support can be downloaded from https:// mvapich.cse.ohio-state.edu/download/#mv2gdr/
- System software requirements
  - Mellanox OFED 2.1 or later
  - NVIDIA Driver 331.20 or later
  - NVIDIA CUDA Toolkit 6.0 or later
  - Plugin for GPUDirect RDMA
  - http://www.mellanox.com/page/products\_dyn?product\_family=116
  - Strongly Recommended : use the new GDRCOPY module from NVIDIA
     https://github.com/NVIDIA/gdrcopy
- Has optimized designs for point-to-point communication using GDR
- Contact MVAPICH help list with any questions related to the package
  - mvapich-help@cse.ohio-state.edu

VAPICH





- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - More Optimizations
- MPI and OpenACC
- Conclusions



- Has higher latency for small messages
- Can eager protocol be supported to improve performance for small messages?
- Two schemes proposed and used
  - Loopback (using network adapter to copy data)
  - Fastcopy/GDRCOPY (using CPU to copy data)





Rendezvous Protocol



GTC '15 MVAPICH

## **GPU-GPU Internode MPI Latency**



Intel Ivy Bridge (E5-2680 v2) node with 20 cores NVIDIA Tesla K40c GPU, Mellanox Connect-IB Dual-FDR HCA CUDA 6.5, Mellanox OFED 2.1 with GPU-Direct-RDMA

GTC '15

# **GPU-GPU Internode MPI Uni-Directional Bandwidth**



Intel Ivy Bridge (E5-2680 v2) node with 20 cores NVIDIA Tesla K40c GPU, Mellanox Connect-IB Dual-FDR HCA CUDA 6.5, Mellanox OFED 2.1 with GPU-Direct-RDMA

# **GPU-GPU Internode MPI Bi-directional Bandwidth**



Intel Ivy Bridge (E5-2680 v2) node with 20 cores NVIDIA Tesla K40c GPU, Mellanox Connect-IB Dual-FDR HCA CUDA 6.5, Mellanox OFED 2.1 with GPU-Direct-RDMA

GTC '15

GTC '15 **MVAPICH** 



- Platform: Wilkes (Intel Ivy Bridge + NVIDIA Tesla K20c + Mellanox Connect-IB)
- GDRCOPY enabled: MV2\_USE\_CUDA=1 MV2\_IBA\_HCA=mlx5\_0 MV2\_IBA\_EAGER\_THRESHOLD=32768 MV2\_VBUF\_TOTAL\_SIZE=32768 MV2\_USE\_GPUDIRECT\_LOOPBACK\_LIMIT=32768 MV2\_USE\_GPUDIRECT\_GDRCOPY=1 MV2\_USE\_GPUDIRECT\_GDRCOPY\_LIMIT=16384
   27





- LBM-CUDA (Courtesy: Carlos Rosale, TACC)
  - Lattice Boltzmann Method for multiphase flows with large density ratios
  - One process/GPU per node, 16 nodes
- AWP-ODC (Courtesy: Yifeng Cui, SDSC)
  - Seismic modeling code, Gordon Bell Prize finalist at SC 2010
  - 128x256x512 data grid per process, 8 nodes
- Oakley cluster at OSC: two hex-core Intel Westmere processors, two NVIDIA Tesla M2070, one Mellanox IB QDR





- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection)
- MPI and OpenACC
- Conclusions

# GPU-GPU Internode MPI Put latency (RMA put operation Device to Device)

### MPI-3 RMA provides flexible synchronization and completion primitives



# **3D Stencil with 16 GPU nodes**



Based on MVAPICH2-2.0b Intel Sandy Bridge (E5-2670) node with 16 cores NVIDIA Tesla K40c GPU, Mellanox Connect-IB Dual-FDR HCA CUDA 5.5, Mellanox OFED 2.1 with GPUDirect-RDMA Plugin

**MVAPICH** 





- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection)
- MPI and OpenACC
- Conclusions

# Non-contiguous Data Exchange



### Halo data exchange



Multi-dimensional data

•

- Row based organization
- Contiguous on one dimension
- Non-contiguous on other dimensions
- Halo data exchange
  - Duplicate the boundary
  - Exchange the boundary in each iteration



- Datatypes support in MPI
  - Operate on customized datatypes to improve productivity
  - Enable MPI library to optimize non-contiguous data

# At Sender:

```
MPI_Type_vector (n_blocks, n_elements, stride, old_type, &new_type);
MPI_Type_commit(&new_type);
```

•••

MPI\_Send(s\_buf, size, new\_type, dest, tag, MPI\_COMM\_WORLD);

# Inside MVAPICH2

- Use datatype specific CUDA Kernels to pack data in chunks
- Efficiently move data between nodes using RDMA
- Optimizes datatypes from GPU memories
- Transparent to the user

H. Wang, S. Potluri, D. Bureddy, C. Rosales and D. K. Panda, GPU-aware MPI on RDMA-Enabled Clusters: Design, Implementation and Evaluation, IEEE Transactions on Parallel and Distributed Systems.

- Comprehensive support
  - Targeted kernels for regular datatypes vector, subarray, indexed\_block
  - Generic kernels for all other irregular datatypes
- Separate non-blocking stream for kernels launched by MPI library
  - Avoids stream conflicts with application kernels
- Flexible set of parameters for users to tune kernels
  - Vector
    - MV2\_CUDA\_KERNEL\_VECTOR\_TIDBLK\_SIZE
    - MV2\_CUDA\_KERNEL\_VECTOR\_YSIZE
  - Subarray
    - MV2\_CUDA\_KERNEL\_SUBARR\_TIDBLK\_SIZE
    - MV2\_CUDA\_KERNEL\_SUBARR\_XDIM
    - MV2\_CUDA\_KERNEL\_SUBARR\_YDIM
    - MV2\_CUDA\_KERNEL\_SUBARR\_ZDIM
  - Indexed\_block
    - MV2\_CUDA\_KERNEL\_IDXBLK\_XDIM

*R. Shi, X. Lu, S. Potluri, K. Hamidouche, J. Zhang and D. K. Panda, HAND: A Hybrid Approach to Accelerate Non-contiguous Data Movement using MPI Datatypes on GPU Clusters International Conference on Parallel Processing (ICPP'14).*  VAPICH

Stencil3D communication kernel on 2 GPUs with various X, Y, Z dimensions using MPI\_Isend/Irecv

- DT: Direct Transfer, TR: Targeted Kernel
- Optimized design gains up to 15%, 15% and 22% compared to TR, and more than 86% compared to DT on X, Y and Z respectively



**GTC** '15



**ΛVAPICH** 





- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection)
- MPI and OpenACC
- Conclusions

# Multi-GPU Configurations (K80 case study)



- Multi-GPU node architectures are becoming common
- Until CUDA 3.2
  - Communication between processes staged through the host
  - Shared Memory (pipelined)
  - Network Loopback [asynchronous)
- CUDA 4.0 and later
  - Inter-Process Communication (IPC)
  - Host bypass
  - Handled by a DMA Engine
  - Low latency and Asynchronous
  - Requires creation, exchange and mapping of memory handles
  - Overhead

**MVAPICH** 

### Intra-Node Communication Enhancement



- Two Processes sharing the same K80 GPUs
- Proposed designs achieve 4.7X improvement in latency
- 7.8X improvement is delivered for Bandwidth
- Will be available with next releases of MVAPICH2-GDR

**MVAPICH** 



- MVAPICH2 1.8, 1.9 and other MPI libraries require device selection before MPI\_Init
- This restriction has been removed with MVAPICH2 2.0 and later
- OSU micro-benchmarks still select device before MPI\_Init for backward compatibility
- Uses node-level rank information exposed by launchers
- We provide a script which exports this node rank information to be used by the benchmark
  - Can be modified to work with different MPI libraries without modifying the benchmarks themselves
  - Sample script provided with OMB : "get\_local\_rank"

export LOCAL\_RANK=\$MV2\_COMM\_WORLD\_LOCAL\_RANK



- Automatic detection of GPUs and IB placement:
  - Avoid the inter-sockets **QPI bottlenecks**
  - Selection of the nearest HCA and binding the process to the associate CPU set
  - Dynamic threshold selection between GDR and host-based transfers

# Outline



- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection)
- MPI and OpenACC
- Conclusions

# OpenACC



- OpenACC is gaining popularity
- Several sessions during GTC
- A set of compiler directives (#pragma)
- Offload specific loops or parallelizable sections in code onto accelerators **#pragma acc region**

```
for(i = 0; i < size; i++) {
A[i] = B[i] + C[i];
}
}
```

- Routines to allocate/free memory on accelerators buffer = acc\_malloc(MYBUFSIZE); acc\_free(buffer);
- Supported for C, C++ and Fortran
- Huge list of modifiers copy, copyout, private, independent, etc..

- acc\_malloc to allocate device memory
  - No changes to MPI calls
  - MVAPICH2 detects the device pointer and optimizes data movement
  - Delivers the same performance as with CUDA

```
A = acc_malloc(sizeof(int) * N);
.....
#pragma acc parallel loop deviceptr(A) . . .
//compute for loop
MPI_Send (A, N, MPI_INT, 0, 1, MPI_COMM_WORLD);
.....
acc_free(A);
```

**AVAPICH** 



- acc\_deviceptr to get device pointer (in OpenACC 2.0)
  - Enables MPI communication from memory allocated by compiler when it is available in OpenACC 2.0 implementations
  - MVAPICH2 will detect the device pointer and optimize communication
  - Delivers the same performance as with CUDA

```
A = malloc(sizeof(int) * N);
....
#pragma acc data copyin(A) . . .
{
#pragma acc parallel loop . . .
//compute for loop
MPI Send(acc deviceptr(A), N, MPI INT, 0, 1, MPI COMM WORLD);
.....
free(A);
```

- OSU Micro-benchmarks (OMB) are widely used to compare performance of different MPI stacks and networks
- Enhancements to measure performance of MPI communication from GPU memory
  - Point-to-point: Latency, Bandwidth and Bi-directional Bandwidth
  - Collectives: Latency test for all collectives
- Support for CUDA and OpenACC
- Flexible selection of data movement between CPU(H) and GPU(D):
   D->D, D->H and H->D
- Available from http://mvapich.cse.ohio-state.edu/benchmarks
- Available in an integrated manner with MVAPICH2 stack

**ΛVAPICH** 

# Outline



- Communication on InfiniBand Clusters with GPUs
- MVAPICH2-GPU: CUDA-Aware MPI
- MVAPICH2-GPU with GPUDirect-RDMA (MVAPICH2-GDR)
  - Two-sided Communication
  - One-sided Communication
  - MPI Datatype Processing
  - Optimizations (multi-GPU, device selection, topology detection)
- MPI and OpenACC
- Conclusions



- MVAPICH2 optimizes MPI communication on InfiniBand clusters with GPUs
- Close partnership with NVIDIA during the last four years
- Provides optimized designs for point-to-point two-sided, one-sided communications, and datatype processing
- Takes advantage of CUDA features like IPC, GPUDirect RDMA and GDRCOPY
- Delivers
  - High performance
  - High productivity

With support for latest NVIDIA GPUs and InfiniBand Adapters <sup>48</sup>

Dr. Davide Rossetti





Filippo Spiga and Stuart Rankin, HPCS, University of Cambridge (Wilkes Cluster)



GTC '15 MVAPICH

# Funding Support by



# Equipment Support by

technologies, inc.





INVIDIA



# Personnel Acknowledgments

#### **Current Students**

- A. Awan (Ph.D.)
- A. Bhat (M.S.)
- S. Chakraborthy (Ph.D.)
- C.-H. Chu (Ph.D.)
- N. Islam (Ph.D.)

#### Past Students

- P. Balaji (Ph.D.)
- D. Buntinas (Ph.D.)
- S. Bhagvat (M.S.)
- L. Chai (Ph.D.)
- B. Chandrasekharan (M.S.)
- N. Dandapanthula (M.S.)
- V. Dhanraj (M.S.)
- T. Gangadharappa (M.S.)
- K. Gopalakrishnan (M.S.)

#### Past Post-Docs

- H. Wang
- X. Besseron
- H.-W. Jin
- M. Luo

- M. Li (Ph.D.)
- M. Rahman (Ph.D.)
- D. Shankar (Ph.D.)
- A. Venkatesh (Ph.D.)
- J. Zhang (Ph.D.)
- W. Huang (Ph.D.)
- W. Jiang (M.S.)
- J. Jose (Ph.D.)
- S. Kini (M.S.)
- M. Koop (Ph.D.)
- R. Kumar (M.S.)
- S. Krishnamoorthy (M.S.)
- K. Kandalla (Ph.D.)
- P. Lai (M.S.)
- J. Liu (Ph.D.)
- E. Mancini
- S. Marcarelli
- J. Vienne

#### Current Senior Research Associates

- K. Hamidouche
- X. Lu

#### Current Post-Doc

– J. Lin

#### Current Research Specialist

- M. Arnold
- M. Luo (Ph.D.)
- A. Mamidala (Ph.D.)
- G. Marsh (M.S.)
- V. Meshram (M.S.)
- S. Naravula (Ph.D.)
- R. Noronha (Ph.D.)
- X. Ouyang (Ph.D.)
- S. Pai (M.S.)
- S. Potluri (Ph.D.)
- R. Rajachandrasekar (Ph.D.)

- G. Santhanaraman (Ph.D.)
- A. Singh (Ph.D.)

H. Subramoni

Current Programmer

J. Perkins

\_

- J. Sridhar (M.S.)
- S. Sur (Ph.D.)
- H. Subramoni (Ph.D.)
- K. Vaidyanathan (Ph.D.)
- A. Vishnu (Ph.D.)

D. Bureddy

- J. Wu (Ph.D.)
- W. Yu (Ph.D.)

Past Programmers

#### Past Research Scientist

S. Sur



Contact panda@cse.ohio-state.edu hamidouc@cse.ohio-state.edu



http://mvapich.cse.ohio-state.edu

http://nowlab.cse.ohio-state.edu