MPI+X – The Right Programming Paradigm for Exascale?

Talk at HP-CAST 27

by

Dhabaleswar K. (DK) Panda
The Ohio State University
E-mail: panda@cse.ohio-state.edu
http://www.cse.ohio-state.edu/~panda
High-End Computing (HEC): ExaFlop & ExaByte

100-200 PFlops in 2016-2018

1 EFlops in 2023-2024?

40K EBytes in 2020?

10K-20K EBytes in 2016-2018

ExaFlop & HPC

Exabyte & BigData

Trends for Commodity Computing Clusters in the Top 500 List (http://www.top500.org)

Timeline

Number of Clusters

Percentage of Clusters

Percentage of Clusters: 85%

Number of Clusters: 500
Drivers of Modern HPC Cluster Architectures

- Multi-core/many-core technologies
- Remote Direct Memory Access (RDMA)-enabled networking (InfiniBand and RoCE)
- Solid State Drives (SSDs), Non-Volatile Random-Access Memory (NVRAM), NVMe-SSD
- Accelerators (NVIDIA GPGPUs and Intel Xeon Phi)

Tianhe – 2
Titan
Stampede
Tianhe – 1A
Designing Communication Libraries for Multi-Petaflop and Exaflop Systems: Challenges

Application Kernels/Applications

Middleware

Programming Models
MPI, PGAS (UPC, Global Arrays, OpenSHMEM), CUDA, OpenMP, OpenACC, Cilk, Hadoop (MapReduce), Spark (RDD, DAG), etc.

Co-Design Opportunities and Challenges across Various Layers
Performance
Scalability
Fault-Resilience

Communication Library or Runtime for Programming Models

Point-to-point Communication
Collective Communication
Energy-Awareness
Synchronization and Locks
I/O and File Systems
Fault Tolerance

Networking Technologies
(InfiniBand, 40/100GigE, Aries, and OmniPath)

Multi/Many-core Architectures

Accelerators (NVIDIA and MIC)
Exascale Programming models

- The community believes exascale programming model will be MPI+X
- But what is X?
  - Can it be just OpenMP?
- Many different environments and systems are emerging
  - Different ‘X’ will satisfy the respective needs
MPI+X Programming model: Broad Challenges at Exascale

- Scalability for million to billion processors
  - Support for highly-efficient inter-node and intra-node communication (both two-sided and one-sided)
  - Scalable job start-up
- Scalable Collective communication
  - Offload
  - Non-blocking
  - Topology-aware
- Balancing intra-node and inter-node communication for next generation nodes (128-1024 cores)
  - Multiple end-points per node
- Support for efficient multi-threading (OpenMP)
- Integrated Support for GPGPUs and Accelerators (CUDA)
- Fault-tolerance/resiliency
- QoS support for communication and I/O
- Support for Hybrid MPI+PGAS programming (MPI + OpenMP, MPI + UPC, MPI + OpenSHMEM, CAF, ...)
- Virtualization
- Energy-Awareness
Additional Challenges for Designing Exascale Software Libraries

- **Extreme Low Memory Footprint**
  - Memory per core continues to decrease

- **D-L-A Framework**
  - **Discover**
    - Overall network topology (fat-tree, 3D, ...), Network topology for processes for a given job
    - Node architecture, Health of network and node
  - **Learn**
    - Impact on performance and scalability
    - Potential for failure
  - **Adapt**
    - Internal protocols and algorithms
    - Process mapping
    - Fault-tolerance solutions
  - Low overhead techniques while delivering performance, scalability and fault-tolerance
Overview of the MVAPICH2 Project

- High Performance open-source MPI Library for InfiniBand, Omni-Path, Ethernet/iWARP, and RDMA over Converged Ethernet (RoCE)
  - MVAPICH (MPI-1), MVAPICH2 (MPI-2.2 and MPI-3.0), Started in 2001, First version available in 2002
  - MVAPICH2-X (MPI + PGAS), Available since 2011
  - Support for GPGPUs (MVAPICH2-GDR) and MIC (MVAPICH2-MIC), Available since 2014
  - Support for Virtualization (MVAPICH2-Virt), Available since 2015
  - Support for Energy-Awareness (MVAPICH2-EA), Available since 2015
  - Support for InfiniBand Network Analysis and Monitoring (OSU INAM) since 2015
  - Used by more than 2,690 organizations in 83 countries
  - More than 402,000 (> 0.4 million) downloads from the OSU site directly
  - Empowering many TOP500 clusters (Nov ‘16 ranking)
    - 1st ranked 10,649,640-core cluster (Sunway TaihuLight) at NSC, Wuxi, China
    - 13th ranked 241,108-core cluster (Pleiades) at NASA
    - 17th ranked 519,640-core cluster (Stampede) at TACC
    - 40th ranked 76,032-core cluster (Tsubame 2.5) at Tokyo Institute of Technology and many others
  - Available with software stacks of many vendors and Linux Distros (RedHat and SuSE)
  - http://mvapich.cse.ohio-state.edu

- Empowering Top500 systems for over a decade
  - System-X from Virginia Tech (3rd in Nov 2003, 2,200 processors, 12.25 TFlops) ->
  - Sunway TaihuLight at NSC, Wuxi, China (1st in Nov’16, 10,649,640 cores, 93 PFlops)
Outline

- Hybrid MPI+OpenMP Models for Highly-threaded Systems
- Hybrid MPI+PGAS Models for Irregular Applications
- Hybrid MPI+GPGPUs and OpenSHMEM for Heterogeneous Computing
Highly Threaded Systems

• Systems like KNL

• MPI+OpenMP is seen as the best fit
  – 1 MPI process per socket for Multi-core
  – 4-8 MPI processes per KNL
  – Each MPI process will launch OpenMP threads

• However, current MPI runtimes are not “efficiently” handling the hybrid
  – Most of the application use Funneled mode: Only the MPI processes perform communication
  – Communication phases are the bottleneck

• Multi-endpoint based designs
  – Transparently use threads inside MPI runtime
  – Increase the concurrency
MPI and OpenMP

- MPI-4 will enhance the thread support
  - Endpoint proposal in the Forum
  - Application threads will be able to efficiently perform communication
  - Endpoint is the communication entity that maps to a thread
    - Idea is to have multiple addressable communication entities within a single process
    - No context switch between application and runtime => better performance

- OpenMP 4.5 is more powerful than just traditional data parallelism
  - Supports task parallelism since OpenMP 3.0
  - Supports heterogeneous computing with accelerator targets since OpenMP 4.0
  - Supports explicit SIMD and threads affinity pragmas since OpenMP 4.0
MEP-based design: MVAPICH2 Approach

- Lock-free Communication
  - Threads have their own resources
- Dynamically adapt the number of threads
  - Avoid resource contention
  - Depends on application pattern and system performance
- Both intra- and inter-nodes communication
  - Threads boost both channels
- New MEP-Aware collectives
- Applicable to the endpoint proposal in MPI-4

Performance Benefits: OSU Micro-Benchmarks (OMB) level

Multi-pairs
- Reduces the latency from 40us to 1.85 us (21X)
- Achieves the same as Processes
- 40% improvement on latency for Bcast on 4,096 cores
- 30% improvement on latency for Alltoall on 4,096 cores
Performance Benefits: Application Kernel level

• 6.3% improvement for MG, 11.7% improvement for CG, and 12.6% improvement for LU on 4,096 cores.

• With P3DFFT, we are able to observe a 30% improvement in communication time and 13.5% improvement in the total execution time.
Enhanced Designs for KNL: MVAPICH2 Approach

• On-load approach
  – Takes advantage of the idle cores
  – Dynamically configurable
  – Takes advantage of highly multithreaded cores
  – Takes advantage of MCDRAM of KNL processors

• Applicable to other programming models such as PGAS, Task-based, etc.

• Provides portability, performance, and applicability to runtime as well as applications in a transparent manner
Performance Benefits of the Enhanced Designs

- New designs to exploit high concurrency and MCDRAM of KNL
- Significant improvements for large message sizes
- Benefits seen in varying message size as well as varying MPI processes

Intra-node Broadcast with 64MB Message

16-process Intra-node All-to-All

Very Large Message Bi-directional Bandwidth
Performance Benefits of the Enhanced Designs

- Benefits observed on training time of Multi-level Perceptron (MLP) model on MNIST dataset using CNTK Deep Learning Framework

Enhanced Designs will be available in upcoming MVAPICH2 releases
Outline

• Hybrid MPI+OpenMP Models for Highly-threaded Systems

• Hybrid MPI+PGAS Models for Irregular Applications

• Hybrid MPI+GPGPUs and OpenSHMEM for Heterogeneous Computing
Maturity of Runtimes and Application Requirements

• MPI has been the most popular model for a long time
  - Available on every major machine
  - Portability, performance and scaling
  - Most parallel HPC code is designed using MPI
  - Simplicity - structured and iterative communication patterns

• PGAS Models
  - Increasing interest in community
  - Simple shared memory abstractions and one-sided communication
  - Easier to express irregular communication

• Need for hybrid MPI + PGAS
  - Application can have kernels with different communication characteristics
  - Porting only part of the applications to reduce programming effort
Hybrid (MPI+PGAS) Programming

• Application sub-kernels can be re-written in MPI/PGAS based on communication characteristics
• Benefits:
  – Best of Distributed Computing Model
  – Best of Shared Memory Computing Model
MVAPICH2-X for Hybrid MPI + PGAS Applications

Unified communication runtime for MPI, UPC, OpenSHMEM, CAF, UPC++ available with MVAPICH2-X 1.9 onwards! (since 2012)

- http://mvapich.cse.ohio-state.edu

Feature Highlights
- Supports MPI(+OpenMP), OpenSHMEM, UPC, CAF, UPC++, MPI(+OpenMP) + OpenSHMEM, MPI(+OpenMP) + UPC
- MPI-3 compliant, OpenSHMEM v1.0 standard compliant, UPC v1.2 standard compliant (with initial support for UPC 1.3), CAF 2008 standard (OpenUH), UPC++
- Scalable Inter-node and intra-node communication – point-to-point and collectives
OpenSHMEM Atomic Operations: Performance

- OSU OpenSHMEM micro-benchmarks (OMB v4.1)
- MV2-X SHMEM performs up to 40% better compared to UH-SHMEM
UPC Collectives Performance

Broadcast (2,048 processes)

Scatter (2,048 processes)

Gather (2,048 processes)

Exchange (2,048 processes)

J. Jose, K. Hamidouche, J. Zhang, A. Venkatesh, and D. K. Panda, Optimizing Collective Communication in UPC (HiPS’14, in association with IPDPS’14)
Performance Evaluations for CAF model

- Micro-benchmark improvement (MV2X vs. GASNet-IBV, UH CAF test-suite)
  - Put bandwidth: 3.5X improvement on 4KB; Put latency: reduce 29% on 4B
- Application performance improvement (NAS-CAF one-sided implementation)
  - Reduce the execution time by 12% (SP.D.256), 18% (BT.D.256)

**UPC++ Collectives Performance**

- Full and native support for hybrid MPI + UPC++ applications
- Better performance compared to IBV and MPI conduits
- OSU Micro-benchmarks (OMB) support for UPC++
- Available since MVAPICH2-X 2.2RC1

---

**Inter-node Broadcast (64 nodes 1:ppn)**

- GASNet MPI
- GASNET IBV
- MV2-X

**Graph**

- Time (us)
- Message Size (bytes)

**Table**

<table>
<thead>
<tr>
<th>Message Size (bytes)</th>
<th>Time (us)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1K</td>
<td>14x</td>
</tr>
<tr>
<td>2K</td>
<td>15x</td>
</tr>
<tr>
<td>4K</td>
<td>16x</td>
</tr>
<tr>
<td>8K</td>
<td>17x</td>
</tr>
<tr>
<td>16K</td>
<td>18x</td>
</tr>
<tr>
<td>32K</td>
<td>19x</td>
</tr>
<tr>
<td>64K</td>
<td>20x</td>
</tr>
<tr>
<td>128K</td>
<td>21x</td>
</tr>
<tr>
<td>256K</td>
<td>22x</td>
</tr>
<tr>
<td>512K</td>
<td>23x</td>
</tr>
<tr>
<td>1M</td>
<td>24x</td>
</tr>
</tbody>
</table>

---

Application Level Performance with Graph500 and Sort

**Graph500 Execution Time**

- Performance of Hybrid (MPI+OpenSHMEM) Graph500 Design
  - 8,192 processes
    - 2.4X improvement over MPI-CSR
    - 7.6X improvement over MPI-Simple
  - 16,384 processes
    - 1.5X improvement over MPI-CSR
    - 13X improvement over MPI-Simple

**Sort Execution Time**

- Performance of Hybrid (MPI+OpenSHMEM) Sort Application
  - 4,096 processes, 4 TB Input Size
    - MPI – 2408 sec; 0.16 TB/min
    - Hybrid – 1172 sec; 0.36 TB/min
    - 51% improvement over MPI-design

J. Jose, S. Potluri, H. Subramoni, X. Lu, K. Hamidouche, K. Schulz, H. Sundar and D. Panda Designing Scalable Out-of-core Sorting with Hybrid MPI+PGAS Programming Models, PGAS’14

J. Jose, S. Potluri, K. Tomko and D. K. Panda, Designing Scalable Graph500 Benchmark with Hybrid MPI+OpenSHMEM Programming Models, International Supercomputing Conference (ISC’13), June 2013

Network Based Computing Laboratory
Accelerating MaTEx k-NN with Hybrid MPI and OpenSHMEM

- **MaTEx**: MPI-based Machine learning algorithm library
- **k-NN**: a popular supervised algorithm for classification
- **Hybrid designs:**
  - Overlapped Data Flow; One-sided Data Transfer; Circular-buffer Structure

Benchmark: KDD Cup 2010 (8,407,752 records, 2 classes, k=5)
For truncated KDD workload on 256 cores, reduce **27.6%** execution time
For full KDD workload on 512 cores, reduce **9.0%** execution time

J. Lin, K. Hamidouche, J. Zhang, X. Lu, A. Vishnu, D. Panda. Accelerating k-NN Algorithm with Hybrid MPI and OpenSHMEM, OpenSHMEM 2015
Outline

• Hybrid MPI+OpenMP Models for Highly-threaded Systems

• Hybrid MPI+PGAS Models for Irregular Applications

• Hybrid MPI+GPGPUs and OpenSHMEM for Heterogeneous Computing
GPU-Aware (CUDA-Aware) MPI Library: MVAPICH2-GPU

- Standard MPI interfaces used for unified data movement
- Takes advantage of Unified Virtual Addressing (>= CUDA 4.0)
- Overlaps data movement from GPU with RDMA transfers

At Sender:

MPI_Send(s_devbuf, size, ...);

At Receiver:

MPI_Recv(r_devbuf, size, ...);

High Performance and High Productivity
CUDA-Aware MPI: MVAPICH2-GDR 1.8-2.2 Releases

• Support for MPI communication from NVIDIA GPU device memory
• High performance RDMA-based inter-node point-to-point communication (GPU-GPU, GPU-Host and Host-GPU)
• High performance intra-node point-to-point communication for multi-GPU adapters/node (GPU-GPU, GPU-Host and Host-GPU)
• Taking advantage of CUDA IPC (available since CUDA 4.1) in intra-node communication for multiple GPU adapters/node
• Optimized and tuned collectives for GPU device buffers
• MPI datatype support for point-to-point and collective communication from GPU device buffers
• Unified memory
Performance of MVAPICH2-GPU with GPU-Direct RDMA (GDR)

GPU-GPU internode latency

Latency (us)

Message Size (bytes)

MV2-GDR2.2
MV2-GDR2.0b
MV2 w/o GDR

2.18us

3X

10x

GPU-GPU Internode Bandwidth

Bandwidth (MB/s)

Message Size (bytes)

MV2-GDR2.2
MV2-GDR2.0b
MV2 w/o GDR

11X

2X

GPU-GPU Internode Bi-Bandwidth

Bi-Bandwidth (MB/s)

Message Size (bytes)

MV2-GDR2.2
MV2-GDR2.0b
MV2 w/o GDR

11X

2X

MVAPICH2-GDR-2.2
Intel Ivy Bridge (E5-2680 v2) node - 20 cores
NVIDIA Tesla K40c GPU
Mellanox Connect-X4 EDR HCA
CUDA 8.0
Mellanox OFED 3.0 with GPU-Direct-RDMA
Application-Level Evaluation (HOOMD-blue)

- Platform: Wilkes (Intel Ivy Bridge + NVIDIA Tesla K20c + Mellanox Connect-IB)
- HoomDBlue Version 1.0.5
  - GDRCOPY enabled: MV2_USE_CUDA=1 MV2_IBA_HCA=mlx5_0 MV2_IBA_EAGER_THRESHOLD=32768 MV2_VBUF_TOTAL_SIZE=32768 MV2_USE_GPUDIRECT_LOOPBACK_LIMIT=32768 MV2_USE_GPUDIRECT_GDRCOPY=1 MV2_USE_GPUDIRECT_GDRCOPY_LIMIT=16384

64K Particles

<table>
<thead>
<tr>
<th>Number of Processes</th>
<th>Average Time Steps per second (TPS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>MV2: 2500, MV2+GDR: 5000 (2X)</td>
</tr>
<tr>
<td>8</td>
<td>MV2: 2000, MV2+GDR: 4000 (2X)</td>
</tr>
<tr>
<td>16</td>
<td>MV2: 1500, MV2+GDR: 3000 (2X)</td>
</tr>
<tr>
<td>32</td>
<td>MV2: 1250, MV2+GDR: 2500 (2X)</td>
</tr>
</tbody>
</table>

256K Particles

<table>
<thead>
<tr>
<th>Number of Processes</th>
<th>Average Time Steps per second (TPS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>MV2: 1000, MV2+GDR: 2000 (2X)</td>
</tr>
<tr>
<td>8</td>
<td>MV2: 800, MV2+GDR: 1600 (2X)</td>
</tr>
<tr>
<td>16</td>
<td>MV2: 625, MV2+GDR: 1250 (2X)</td>
</tr>
<tr>
<td>32</td>
<td>MV2: 500, MV2+GDR: 1000 (2X)</td>
</tr>
</tbody>
</table>
Application-Level Evaluation (Cosmo) and Weather Forecasting in Switzerland

Wilkes GPU Cluster

CSCS GPU cluster

- 2X improvement on 32 GPUs nodes
- 30% improvement on 96 GPU nodes (8 GPUs/node)

On-going collaboration with CSCS and MeteoSwiss (Switzerland) in co-designing MV2-GDR and Cosmo Application


Cosmo model: http://www2.cosmo-model.org/content/tasks/operational/meteoSwiss/
Exploiting GDR: OpenSHMEM: Inter-node Evaluation

- GDR for small/medium message sizes
- Host-staging for large message to avoid PCIe bottlenecks
- Hybrid design brings best of both
- 3.13 us Put latency for 4B (7X improvement) and 4.7 us latency for 4KB
- 9X improvement for Get latency of 4B
OpenSHMEM: Intra-node Evaluation

- GDR for small and medium message sizes
- IPC for large message to avoid PCIe bottlenecks
- Hybrid design brings best of both
- 2.42 us Put D-H latency for 4 Bytes (2.6X improvement) and 3.92 us latency for 4 KBytes
- 3.6X improvement for Get operation
- Similar results with other configurations (D-D, H-D and D-H)
**Application Evaluation: GPULBM and 2DStencil**

![Weak Scaling Graph]

**GPULBM: 64x64x64**

- Redesign the application
  - CUDA-Aware MPI: Send/Recv=> hybrid CUDA-Aware MPI+OpenSHMEM
  - cudaMemcpy => shmalloc(size,1);
  - MPI_Send/recv => shmem_put + fence
  - 53% and 45%
  - Degradation is due to small Input size
- Will be available in future MVAPICH2-GDR

**2DStencil 2Kx2K**

- Platform: Wilkes (Intel Ivy Bridge + NVIDIA Tesla K20c + Mellanox Connect-IB)

- New designs achieve 20% and 19% improvements on 32 and 64 GPU nodes

OpenACC-Aware MVAPICH2

- **acc_malloc** to allocate device memory
  - No changes to MPI calls
  - MVAPICH2 detects the device pointer and optimizes data movement

- **acc_deviceptr** to get device pointer (in OpenACC 2.0)
  - Enables MPI communication from memory allocated by compiler when it is available in OpenACC 2.0 implementations
  - MVAPICH2 will detect the device pointer and optimize communication

- Delivers the same performance as with CUDA

```
A = acc_malloc(sizeof(int) * N);
......
#pragma acc parallel loop deviceptr(A) . . .
//compute for loop

MPI_Send (A, N, MPI_INT, 0, 1, MPI_COMM_WORLD);
......
acc_free(A);
```

```
A = malloc(sizeof(int) * N);
......
#pragma acc data copyin(A) . . .
{
#pragma acc parallel loop . . .
//compute for loop
MPI_Send(acc_deviceptr(A), N, MPI_INT, 0, 1, MPI_COMM_WORLD);
}
......
free(A);
```
Looking into the Future ....

- Architectures for Exascale systems are evolving
- Exascale systems will be constrained by
  - Power
  - Memory per core
  - Data movement cost
  - Faults

- Programming Models, Runtimes and Middleware need to be designed for
  - Scalability
  - Performance
  - Fault-resilience
  - Energy-awareness
  - Programmability
  - Productivity

- MPI+OpenMP may not be ‘the only’ paradigm
- MPI+X (with different options for X) need to be explored
- Highlighted some of these options, associated issues, and challenges
- Need continuous innovation on all these fronts to have the right paradigm
Funding Acknowledgments

**Funding Support by**

Office of Science
NSF
Mellanox Technologies
Cisco Systems
QLogic
Cray
Intel
Linux Network
NetApp
Sun Microsystems

**Equipment Support by**

Mellanox Technologies
Intel
AMD
Sun Microsystems
APR
Advanced Clustering Technologies, Inc.
Microway
NVIDIA
QLogic
Personnel Acknowledgments

Current Students
- A. Awan (Ph.D.)
- M. Bayatpour (Ph.D.)
- S. Chakraborty (Ph.D.)
- C.-H. Chu (Ph.D.)
- S. Guganani (Ph.D.)
- M. Rahman (Ph.D.)
- J. Hashmi (Ph.D.)
- D. Shankar (Ph.D.)
- N. Islam (Ph.D.)
- A. Venkatesh (Ph.D.)
- M. Li (Ph.D.)
- J. Zhang (Ph.D.)

Past Students
- A. Augustine (M.S.)
- P. Balaji (Ph.D.)
- S. Bhagvat (M.S.)
- A. Bhat (M.S.)
- D. Buntinas (Ph.D.)
- L. Chai (Ph.D.)
- B. Chandrasekharan (M.S.)
- N. Dandapanthula (M.S.)
- V. Dhanraj (M.S.)
- T. Gangadharappa (M.S.)
- K. Gopalakrishnan (M.S.)
- W. Huang (Ph.D.)
- M. Luo (Ph.D.)
- A. Mamidala (Ph.D.)
- G. Marsh (M.S.)
- V. Meshram (M.S.)
- A. Moody (M.S.)
- S. Naravula (Ph.D.)
- R. Noronha (Ph.D.)
- X. Ouyang (Ph.D.)
- S. Potluri (Ph.D.)
- J. Lin (M.S.)
- S. Marcarelli
- M. Luo
- J. Vienne
- E. Mancini
- H. Wang

Past Research Scientists
- D. Banerjee
- X. Besseron
- H.-W. Jin
- J. Lin
- M. Luo
- E. Mancini
- S. Marcarelli
- J. Vienne
- H. Wang

Current Research Scientists
- K. Hamidouche
- X. Lu
- H. Subramoni

Current Research Specialist
- J. Smith

Past Programmers
- D. Bureddy
- M. Arnold
- J. Perkins

Past Post-Docs
- S. Guganani
- J. Hashmi
- N. Islam
- C.-H. Chu
- S. Guganani
- J. Hashmi
- N. Islam
- C.-H. Chu

Current Research Scientists
- K. Hamidouche
- X. Lu
- H. Subramoni

Past Research Scientist
- S. Sur

Past Programmers
- D. Bureddy
- M. Arnold
- J. Perkins
OSU Team Will be Participating in Multiple Events at SC ’16

- Three Conference Tutorials (IB+HSE, IB+HSE Advanced, Big Data)
- Intel HPC Developers Conference
- Technical Papers (SC main conference; Doctoral Showcase; Poster; PDSW-DISC, PAW, COMHPC, and ESPM2 Workshops)
- Booth Presentations (Mellanox, NVIDIA, NRL, PGAS)
- HPC Connection Workshop
- Will be stationed at Ohio Supercomputer Center/OH-TECH Booth (#1107)
  - Multiple presentations and demos
- More Details from [http://mvapich.cse.ohio-state.edu/talks/](http://mvapich.cse.ohio-state.edu/talks/)
Thank You!

Network-Based Computing Laboratory
http://nowlab.cse.ohio-state.edu/

The MVAPICH Project
http://mvapich.cse.ohio-state.edu/

panda@cse.ohio-state.edu,